Four Stage Pipelined 16 bit RISC on Xilinx Spartan 3AN FPGA

This paper describes the design and implementation of a 16 bit 4 stage pipelined Reduced Instruction Set Computer (RISC) processor on a Xilinx Spartan 3AN Field programmable gate array (FPGA). The processor implements the Harvard memory architecture, so the instruction and data memory spaces are both physically and logically separate. The RISC processor architecture presented in this paper is designed by six units, they are instruction cache, instruction unit, decode unit, execute unit, data cache unit and register file unit. The processor has been described using Verilog HDL, simulated using ModelSim 6. 5-SE simulator and synthesized using Xilinx ISE 11. 1i. The proposed processor has been implemented and physically tested Xilinx FPGA Spartan 3AN development board, It uses ChipScope Pro 9. 2i embedded logic analyzer to monitor any or all of the signals in the design.